“Our primary target is getting complete IP that does not impact schedule and leads to first time right silicon. Both have been achieved on multiple nodes with Synopsys USB 2.0 and 3.0 IP.”
This data was sourced directly from a verified user of Synopsys DesignWare IP by TechValidate.
TechValidate verifies the identity and organizational affiliation of all participants that contribute to published research data, while guaranteeing their anonymity so that they may share information honestly and freely.
Validated on Nov 12, 2012