Meeting Key Design Goals

“DesignWare USB IP met all of our requirements for power, performance, area and reliability at process nodes from 65-nm to 28-nm.”

Engineering Manager, Medium Enterprise Consumer Products Company

About This Data

This data was sourced directly from a verified user of Synopsys DesignWare IP by TechValidate.

TechValidate verifies the identity and organizational affiliation of all participants that contribute to published research data, while guaranteeing their anonymity so that they may share information honestly and freely.

Validated on Nov 12, 2012

More Research on Synopsys DesignWare IP   Explore all TechValidate Research